Abstract-State-of-the-art, commercially available, 4H-SiC MOSFETs are evaluated for stability under high-temperature over-voltage and pulsed over-current conditions. The devices show maximum vulnerability under high-temperature accumulation stress, demonstrating that the gate oxide is more prone to hole trapping than to electron trapping. The power MOSFET architecture coupled with a high interface trap density enables us to predict the stability of the device through a simple evaluation of the free-wheeling diode ideality factor (η) of the unstressed device. The pulsed over-current operation results in degradation similar to electron trapping at high temperature, presumably due to overheating of the device beyond its specified junction temperature. Over-current degradation is more severe at high switching frequency.
INTRODUCTION
The Silicon Carbide (SiC) MOSFET is a leading candidate for next-generation power transistors due to the large bandgap, high thermal conductivity, high breakdown field strength, and high saturation electron drift velocity of SiC [1] [2] . SiC is also a unique material in that its native oxide is SiO 2 -an excellent insulator that is particularly useful in creating a field-effect transistor. SiC power MOSFETs are now commercially available with blocking voltage of 1200 V, maximum DC current capability of 33 A, and R on of 80 mΩ [3] . In addition, SiC is inherently more capable of handling higher temperatures than is Si.
The greatest challenge in SiC MOSFET development has been the poor SiC/SiO 2 interface quality, and this continues to limit the SiC MOSFET performance to date. A high interface state density resulting in poor channel mobility [4] [5] [6] [7] [8] limits the current handling capability. The reduced band offsets (ΔE c = 2.7 eV, ΔE v = 2.9 eV) between the semiconductor and insulator limit the high-temperature operation [9] [10] due to carrier tunneling into the oxide. In addition to operational instability, excessive bulk oxide charge trapping drastically accelerates dielectric breakdown, limiting the maximum practical operating temperature of SiC MOSFET [11] . Also, the largely unconfirmed origin of the interface and near-interface bulk oxide defects raises some speculation regarding the ability to achieve uniformity of process and reliability in the commercial SiC MOSFET, especially under the rugged and unpredictable operating conditions typical for power devices.
The predominant degradation trends in state-of-the-art, commercially available, 4H-SiC MOSFETs [3] under hightemperature over-voltage and pulsed over-current stress are reported here. At a given temperature, the oxide shows greater vulnerability to hole trapping than to electron trapping. While different devices degrade uniformly under high-temperature inversion and pulsed over-current stress, D IT near the valence band edge (E v ) strongly influences degradation rates and maximum degradation limits under accumulation stress. The free-wheeling diode ideality factor (η) for an unstressed device is found to be a strong predictor of the vulnerability of a given device to hole trapping. For pulsed over-current operation, lack of impedance matching is shown to introduce increased instability even for relatively low frequency switching.
II. DEVICE DEGRADATION UNDER HIGH-TEMPERATURE OVER-VOLTAGE STRESS

A. DC Stress Experiments
TO-247 (plastic) packaged, 4H-SiC MOSFETs with t ox = 70 nm (rated at 1200 V, 33A at T j = 25°C; T j,max = 125°C) were tested for threshold voltage instability at elevated temperature DC stress. Each bias stress was applied for 30 min., following which the I d -V g characteristics were recorded. Heating the device at the stress temperature with a bias of opposite sign and equal magnitude completely recovered the trapped charge [2] . Thus, after recording the degraded characteristics, the device was biased with a voltage of the same magnitude and opposite polarity for 2 minutes at a time. This was done until the trapped carriers were recovered (i.e. the device had the pre-stress characteristics), before the next bias step was initiated.
B. Electron vs. Hole Trapping
The threshold voltage shift is shown as a function of gate voltage within a voltage range of ±20 V (at 175°C, Fig. 1a ) and ambient temperature from 100°C to 225°C (at V g = ±20 V, 1b). The devices show no degradation within the voltage limits of ±20 V up to 125°C (the rated temperature). At a given temperature or bias, the oxide shows more vulnerability to hole trapping than to electron trapping. While no visible electron trapping can be seen below 15 V, significant hole trapping is visible even at V g = -5V at 175°C. Either electron or hole trapping saturates in less than 30 min. The saturation value of |ΔV threshold | is much higher for hole trapping (stress V g < 0) than for electron trapping (stress V g > 0). Either heating the device or applying the opposite bias alone does not recover the device significantly. This is consistent with earlier studies of nitridation-related enhancement of hole trapping in MOS capacitors [12] .
The devices tested show excellent uniformity for most electrical characteristics, including virtually identical subthreshold I d -V g curves. Degradation due to electron trapping under inversion at high temperature is very similar for all devices tested, both in terms of the rate of degradation and the threshold voltage shift at which the degradation saturates. However, the hole trapping rate and the maximum degradation at elevated temperature exhibit considerable variation from device to device. Fig. 2a shows nearly identical I d -V g characteristics for two devices. Contrary to conventional lateral MOSFETs, vertical power devices use an integrated freewheeling diode structure to protect against large transient currents in the off-state bias due to inductive loads. The freewheeling diode ideality factor (η) shows considerable variation from device to device, even for devices with similar I d -V g characteristics (Fig. 2b) .
C. Freewheeling Diode Operation and Correlation with
Hole Trapping . 2b ) degrades more. (Fig.4) . Both the degradation rate (degradation magnitude at different times) and the maximum degradation reached (the degradation saturates between 2.5 hrs and 3.5 hrs for all devices) increases with decreasing diode ideality factor η.
The correlation between η and hole trapping is better understood by studying the free-wheeling diode characteristics of the device as a function of V g (Fig. 5) . The explicit dependence of the diode turn-on voltage on V g in the accumulation bias range clearly shows that at V g =0, the turn-on path of the diode is near the SiC/SiO 2 interface.
At V g = 0, the diode path having the smallest potential barrier is from the n-drift region, through the channel (which is depleted), to the source/p depletion region (Fig. 6b) . This is clearly evidenced by the value of the turn-on voltage (~0.7 V), which is too small to represent the potential difference between quasi-neutral p-and quasi-neutral n-type 4H-SiC (E g = 3.2 eV). In accumulation, the potential barrier between the n-drift region and the channel is raised to a much higher value, and the turn-on path is consequently through the substrate (Fig. 6c) . The schematic difference in the barrier profile at zero gate bias and accumulation bias is shown in Fig. 7 .
A difference in η is clearly visible in the low-current portion of the diode characteristics in Fig. 2b . A higher η for device 1 strongly suggests the presence of more defects at the SiC/SiO 2 interface, where the diode turns on. However, the sub-threshold characteristics of devices 1 and 2 are nearly Figure 4 . V threshold degradation due to accumulation stress (-20 V, 175°C) as a function of pre-stress free-wheeling diode ideality factor (η) for five different devices with nearly identical subthreshold characteristics. Devices with low η show higher rates of degradation as well as higher levels at which degradation saturates. . Device structure (a) and difference in freewheeling diode turn-on paths at zero gate bias and accumulation. At zero gate bias (b), the path having the smallest potential barrier is shown using a dashed black line. This is from the n-drift region, through the channel (which is depleted) to the source/p depletion region. At accumulation bias (c), there is no direct path from the n-drift region to a depleted region (which has a smaller potential barrier than that between the quasi-neutral ptype semiconductor and the n-drift region, as shown in Fig. 7) . Thus with increasing negative gate bias, the turn on-path slowly changes from the SiC/SiO 2 interface to bulk SiC. identical and hence, the D IT distribution near E c must be nearly identical for the two devices. If the traps are neutral when filled, it is possible for D IT near E v to be much higher for device 1 than for device 2. This explains the lower hole trapping rate in device 1 (Fig. 3) , since a higher D IT near E v would prevent the electric field at the interface from rising above the critical field required for hole tunneling into the oxide.
In addition to the free-wheeling diode ideality factor, this hypothesis is also demonstrated by the source-drain leakage at zero drain bias. While a symmetrical lateral MOSFET should have no current at zero drain bias, the vertical power MOSFET shows a distinctly perceptible increase in drain current at zero drain bias, as the gate voltage changes from accumulation to inversion. For the devices shown in Fig. 2 , an I d -V g curve at zero drain bias shows a clear increase in the drain current as the gate bias is increased (Fig. 8) . The direction of this current is always negative (electrons flowing from drain to source), similar to the direction of current flow resulting from lowering the potential barrier of the freewheeling diode. This indicates that gate bias affects the source-to-gate barrier more than the drain-to-gate barrier. This is possible since the source contact extends over the n + /p junction at the surface (Fig. 6) , making the potential drop close to the contact (along the line shown in Fig. 6b ) very steep, and thus and easy to tunnel through.
Just like the accumulation stress degradation trend with the free-wheeling diode ideality factor, the pre-stress zero bias drain current has a strong correlation to the degradation at high temperature under accumulation stress. Since the zero-bias drain current correlates with the free-wheeling diode ideality factor (Fig. 9) , devices showing smaller zero-bias I d show both slower rates of degradation and lower threshold voltage shifts when oxide trapping saturates. This is consistent with the explanation of the high D IT near the valence band edge inhibiting oxide trapping, since higher recombination rates would tend to reduce junction forward current.
III. DEVICE DEGRADATION UNDER PULSED OVER-CURRENT
Pulsed over-current operation at room temperature (gate pulsed from 0 to 20 V) results in degradation similar to that which is observed for electron trapping under hightemperature DC stress conditions. The primary mechanism appears to be electron trapping due to heating of the device beyond the T j specification of 125°C. Short-duration pulsed over-current stress was applied at room temperature for different drain biases. Longer duration pulsed operation does not appear to exacerbate the degradation, as the threshold voltage shift saturates after the first ~5 seconds. The degradation in threshold voltage increases with increasing current, as expected. In addition to the current level, stresses of different duty cycles and frequencies were applied. For a given duty cycle, the stressed devices showed more degradation for higher frequency pulses (Fig.10) .
Observation of the voltage waveform across the wire connecting the drain of the device to the positive terminal of the power supply biasing the drain at the turn-off edge shows a large (~400 mV) voltage transient for ~10 μs and subsequent oscillations before settling down to a steady-state value (Fig.  11) . The measured dc impedance of the line is only 0.2 mΩ. Thus, increased junction heating due to high transient current is identified as a potential cause for increased oxide trapping at high frequency. Significantly, this demonstrates that a lack of impedance matching can affect the stability of the device even for a fairly low switching frequency (1 kHz).
IV. CONCLUSIONS
State-of-the-art commercial 4H-SiC MOSFETs are evaluated for stability under high-temperature and pulsed over-current conditions. The devices show complete tolerance to oxide charge trapping within the specified bias-temperature range as well as excellent uniformity in conduction-band-edge D IT . However, oxide charge trapping continues to limit the high temperature capability of 4H-SiC devices. The oxide shows significantly higher vulnerability to hole trapping than to electron trapping, both in terms of rate of degradation and its saturation value. The pre-stress free-wheeling diode ideality factor (η) as well as the zero bias drain current (under inversion gate bias) are identified as good indicators of the vulnerability of the device to hole trapping. Room-temperature pulsed over-current operation results in threshold voltage shifts similar to those observed for electron trapping under high-temperature DC bias. Lack of impedance matching is shown to introduce increased instability even for relatively low frequency switching.
